mirror of
https://github.com/verilator/verilator.git
synced 2025-01-19 12:54:02 +00:00
eaf09ba0e7
In order to avoid unexpected breakage on multi-driven variables, we resolve in DFG construction by using only the first driver encountered. Also issues the MULTIDRIVEN error for these signals.
35 lines
726 B
Systemverilog
35 lines
726 B
Systemverilog
// DESCRIPTION: Verilator: Simple test of unoptflat
|
|
//
|
|
// Simple demonstration of an UNOPTFLAT combinatorial loop, using 3 bits.
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2013 by Jeremy Bennett.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
/* verilator lint_off MULTIDRIVEN */
|
|
wire [2:0] x;
|
|
/* verilator lint_on MULTIDRIVEN */
|
|
|
|
assign x[1:0] = { x[0], clk };
|
|
assign x[2:1] = x[1:0];
|
|
|
|
always @(posedge clk or negedge clk) begin
|
|
|
|
`ifdef TEST_VERBOSE
|
|
$write("x = %x\n", x);
|
|
`endif
|
|
|
|
if (x[2] != 0) begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
endmodule // t
|