mirror of
https://github.com/verilator/verilator.git
synced 2025-02-07 22:21:52 +00:00
4 lines
281 B
Plaintext
4 lines
281 B
Plaintext
%Error-CONTASSREG: t/t_wire_beh_bad.v:11: Continuous assignment to reg, perhaps intended wire (IEEE 2005 6.1; Verilog only, legal in SV): 'r'
|
|
%Error-PROCASSWIRE: t/t_wire_beh_bad.v:12: Procedural assignment to wire, perhaps intended var (IEEE 2017 6.5): 'w'
|
|
%Error: Exiting due to
|