mirror of
https://github.com/verilator/verilator.git
synced 2025-01-04 05:37:48 +00:00
16 lines
347 B
Systemverilog
16 lines
347 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2023 by Goekce Aydos.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
// Interface instantiation without parenthesis
|
|
|
|
interface intf;
|
|
endinterface
|
|
|
|
module t;
|
|
intf intf_i;
|
|
initial $finish;
|
|
endmodule
|