mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
23 lines
419 B
Systemverilog
23 lines
419 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2016 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t
|
|
(
|
|
input wire rst
|
|
);
|
|
|
|
integer q;
|
|
|
|
// verilator lint_off LATCH
|
|
always @(*)
|
|
if (rst)
|
|
assign q = 0;
|
|
else
|
|
deassign q;
|
|
// verilator lint_on LATCH
|
|
|
|
endmodule
|