mirror of
https://github.com/verilator/verilator.git
synced 2025-02-08 06:32:24 +00:00
d012563ab1
Given an await at the end of a block, e.g. at the end of a loop body, a trace activity setter was not inserted, as there were no following statements. This patch makes the activity update unconditional.
48 lines
911 B
Systemverilog
48 lines
911 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2022 by Antmicro Ltd.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`define STRINGIFY(x) `"x`"
|
|
|
|
module t;
|
|
localparam CLK_PERIOD = 10;
|
|
localparam CLK_HALF_PERIOD = CLK_PERIOD / 2;
|
|
|
|
logic rst;
|
|
logic clk;
|
|
logic a;
|
|
logic b;
|
|
logic c;
|
|
logic d;
|
|
event ev;
|
|
|
|
initial begin
|
|
$dumpfile(`STRINGIFY(`TEST_DUMPFILE));
|
|
$dumpvars;
|
|
forever clk = #CLK_HALF_PERIOD ~clk;
|
|
end
|
|
|
|
always begin
|
|
rst = 1;
|
|
clk = 0;
|
|
a = 0;
|
|
c = 0;
|
|
b = ~b;
|
|
d = 0;
|
|
|
|
fork #(10 * CLK_PERIOD) b = 0; join_none
|
|
|
|
while (b) begin
|
|
c = ~c;
|
|
-> ev ;
|
|
#CLK_PERIOD;
|
|
end
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|