mirror of
https://github.com/verilator/verilator.git
synced 2025-02-08 06:32:24 +00:00
10 lines
619 B
Plaintext
10 lines
619 B
Plaintext
%Error: t/t_assert_procedural_clk.v:21:13: Unsupported: Procedural concurrent assertion with clocking event inside always (IEEE 1800-2917 16.14.6)
|
|
: ... In instance t
|
|
21 | assume property (@(posedge clk) cyc == 9);
|
|
| ^~~~~~
|
|
%Error: t/t_assert_procedural_clk.v:22:13: Unsupported: Procedural concurrent assertion with clocking event inside always (IEEE 1800-2917 16.14.6)
|
|
: ... In instance t
|
|
22 | assume property (@(negedge clk) cyc == 9);
|
|
| ^~~~~~
|
|
%Error: Exiting due to
|