1
0
mirror of https://github.com/verilator/verilator.git synced 2025-04-30 04:26:55 +00:00
verilator/test_regress/t/t_lint_subout_bad.out
2023-09-23 08:52:50 -04:00

15 lines
851 B
Plaintext

%Error-PORTSHORT: t/t_lint_subout_bad.v:12:14: Output port is connected to a constant pin, electrical short
: ... note: In instance 't'
12 | sub sub1(.out({32'b0, sig}));
| ^~~
... For error description see https://verilator.org/warn/PORTSHORT?v=latest
%Error-PORTSHORT: t/t_lint_subout_bad.v:13:14: Output port is connected to a constant pin, electrical short
: ... note: In instance 't'
13 | sub sub2(.out({32'b1, sig}));
| ^~~
%Error-PORTSHORT: t/t_lint_subout_bad.v:11:14: Output port is connected to a constant pin, electrical short
: ... note: In instance 't'
11 | sub sub0(.out(33'b0));
| ^~~
%Error: Exiting due to