mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
5 lines
191 B
Plaintext
5 lines
191 B
Plaintext
%Error: t/t_bitsel_const_bad.v:20: Illegal bit or array select; type does not have a bit range, or bad dimension: type is logic
|
|
assign a = b[0];
|
|
^
|
|
%Error: Exiting due to
|