mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
32 lines
618 B
Verilog
32 lines
618 B
Verilog
// DESCRIPTION: Verilator: Simple test of unoptflat
|
|
//
|
|
// Simple demonstration of an UNOPTFLAT combinatorial loop, using 3 bits.
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2013 by Jeremy Bennett.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
wire [2:0] x;
|
|
|
|
assign x[1:0] = { x[0], clk };
|
|
assign x[2:1] = { clk, x[1] };
|
|
|
|
always @(posedge clk or negedge clk) begin
|
|
|
|
`ifdef TEST_VERBOSE
|
|
$write("x = %x\n", x);
|
|
`endif
|
|
|
|
if (x[1] != 0) begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
endmodule // t
|