mirror of
https://github.com/verilator/verilator.git
synced 2025-03-04 02:59:34 +00:00
14 lines
385 B
Systemverilog
14 lines
385 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2010 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t_lint_declfilename_bbox ();
|
|
parameter IN = 0;
|
|
if (IN) begin : gen_hasbbox
|
|
// Should not warn, see bug2430
|
|
BLACKBOXED bboxed ();
|
|
end
|
|
endmodule
|