mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
11 lines
267 B
Systemverilog
11 lines
267 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2020 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`define test(a1,a2) ((a1) + (a2))
|
|
|
|
`test val
|
|
( 1,2)
|