mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 00:27:35 +00:00
13 lines
261 B
Systemverilog
13 lines
261 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2017 by Todd Strader.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (
|
|
);
|
|
|
|
localparam the_localparam = 8'd256;
|
|
|
|
endmodule
|