mirror of
https://github.com/verilator/verilator.git
synced 2025-01-22 14:24:18 +00:00
599d23697d
This is a major re-design of the way code is scheduled in Verilator, with the goal of properly supporting the Active and NBA regions of the SystemVerilog scheduling model, as defined in IEEE 1800-2017 chapter 4. With this change, all internally generated clocks should simulate correctly, and there should be no more need for the `clock_enable` and `clocker` attributes for correctness in the absence of Verilator generated library models (`--lib-create`). Details of the new scheduling model and algorithm are provided in docs/internals.rst. Implements #3278
48 lines
1.1 KiB
Systemverilog
48 lines
1.1 KiB
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// Copyright 2022 by Geza Lore. This program is free software; you can
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
|
// Lesser General Public License Version 3 or the Perl Artistic License
|
|
// Version 2.0.
|
|
// SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
module top(
|
|
clk
|
|
);
|
|
|
|
input clk;
|
|
|
|
// Generate half speed 'clk_half', via blocking assignment
|
|
reg clk_half = 0;
|
|
always @(posedge clk)
|
|
clk_half = ~clk_half;
|
|
|
|
// Cycle count (+ stop condition)
|
|
reg [31:0] cyc = 0;
|
|
always @(posedge clk) begin
|
|
cyc <= cyc + 1;
|
|
if (cyc == 100) begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
// Flop cycle count via `clk`
|
|
reg [31:0] a = 0;
|
|
always @(posedge clk)
|
|
a <= cyc;
|
|
|
|
// Flop cycle count via `clk_half`, on both edges
|
|
reg [31:0] b = 0;
|
|
always @(posedge clk_half or negedge clk_half)
|
|
b <= cyc;
|
|
|
|
// `a` should always equal `b`, no mater which value they actually capture
|
|
always @(posedge clk) begin
|
|
if (a !== b) begin
|
|
$display("tick %d: a is %x, b is %x", cyc, a, b);
|
|
$stop;
|
|
end
|
|
end
|
|
endmodule
|