mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
12 lines
247 B
Verilog
12 lines
247 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
|
|
module t;
|
|
initial begin
|
|
// verilator lint_off FUTURE1
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
// verilator FUTURE2
|
|
// verilator FUTURE2 blah blah
|
|
end
|
|
endmodule
|