mirror of
https://github.com/verilator/verilator.git
synced 2025-02-08 06:32:24 +00:00
21 lines
552 B
Systemverilog
21 lines
552 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// Copyright 2009 by Wilson Snyder. This program is free software; you can
|
|
// redistribute it and/or modify it under the terms of either the GNU
|
|
// Lesser General Public License Version 3 or the Perl Artistic License
|
|
// Version 2.0.
|
|
// SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
module t ();
|
|
|
|
import "DPI-C" function int \badly.named (int i);
|
|
|
|
export "DPI-C" function \badly.expt ;
|
|
function int \badly.expt ; return 0; endfunction
|
|
|
|
initial begin
|
|
$stop;
|
|
end
|
|
|
|
endmodule
|