mirror of
https://github.com/verilator/verilator.git
synced 2025-04-21 12:06:55 +00:00
15 lines
316 B
Systemverilog
15 lines
316 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2022 by Varun Koyyalagunta.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t ();
|
|
|
|
initial begin
|
|
$dumpfile("dump.vcd");
|
|
$dumpvars();
|
|
end
|
|
|
|
endmodule
|