mirror of
https://github.com/verilator/verilator.git
synced 2025-01-23 23:04:14 +00:00
25 lines
666 B
C++
25 lines
666 B
C++
// -*- mode: C++; c-file-style: "cc-mode" -*-
|
|
//
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2008 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
#include <verilated.h>
|
|
#include <verilated_vcd_c.h>
|
|
|
|
#include VM_PREFIX_INCLUDE
|
|
|
|
double sc_time_stamp() { return 0; }
|
|
|
|
extern void vcdTestMain(const char* filenamep);
|
|
|
|
int main(int argc, char** argv, char** env) {
|
|
const char* filenamep = VL_STRINGIFY(TEST_OBJ_DIR) "/simx.vcd";
|
|
printf("Writing %s\n", filenamep);
|
|
vcdTestMain(filenamep);
|
|
printf("*-* All Finished *-*\n");
|
|
return 0;
|
|
}
|