mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 08:07:46 +00:00
19 lines
505 B
Systemverilog
19 lines
505 B
Systemverilog
`line 2 "inc3_a_filename_from_line_directive" 0
|
|
// DESCRIPTION: Verilog::Preproc: Example source code
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2000-2007 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`ifndef _EXAMPLE_INC2_V_
|
|
`define _EXAMPLE_INC2_V_ 1
|
|
`define _EMPTY
|
|
// FOO
|
|
At file `__FILE__ line `__LINE__
|
|
`else
|
|
`error "INC2 File already included once"
|
|
`endif // guard
|
|
|
|
`ifdef not_defined
|
|
`include "NotToBeInced.vh"
|
|
`endif
|