mirror of
https://github.com/verilator/verilator.git
synced 2025-04-05 12:12:39 +00:00
91c8866ac3
Signed-off-by: Arkadiusz Kozdra <akozdra@antmicro.com> Co-authored-by: Szymon Gizler <sgizler@internships.antmicro.com>
22 lines
521 B
Python
Executable File
22 lines
521 B
Python
Executable File
#!/usr/bin/env python3
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2024 by Wilson Snyder. This program is free software; you
|
|
# can redistribute it and/or modify it under the terms of either the GNU
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
# Version 2.0.
|
|
# SPDX-License-Identifier: LGPL-3.0-only OR Artistic-2.0
|
|
|
|
import signal
|
|
import vltest_bootstrap
|
|
|
|
test.scenarios('simulator')
|
|
|
|
signal.alarm(5) # 5s timeout
|
|
|
|
test.compile()
|
|
|
|
test.execute()
|
|
|
|
test.passes()
|