mirror of
https://github.com/verilator/verilator.git
synced 2025-02-07 22:21:52 +00:00
6 lines
265 B
Plaintext
6 lines
265 B
Plaintext
%Error: t/t_clocking_bad1.v:16:12: Only one default clocking block allowed per module (IEEE 1800-2017 14.12)
|
|
: ... note: In instance 't'
|
|
16 | default clocking @(posedge clk);
|
|
| ^~~~~~~~
|
|
%Error: Exiting due to
|