mirror of
https://github.com/verilator/verilator.git
synced 2025-01-31 02:34:10 +00:00
9 lines
211 B
Systemverilog
9 lines
211 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2019 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/);
|
|
int q[$ : 3];
|
|
endmodule
|