mirror of
https://github.com/verilator/verilator.git
synced 2025-01-11 00:57:44 +00:00
14 lines
689 B
Plaintext
14 lines
689 B
Plaintext
%Error-PROCASSWIRE: t/t_wire_behp1800_bad.v:22:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2017 6.5): 'w'
|
|
: ... In instance t
|
|
w = '0;
|
|
^
|
|
%Error-PROCASSWIRE: t/t_wire_behp1800_bad.v:23:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2017 6.5): 'o'
|
|
: ... In instance t
|
|
o = '0;
|
|
^
|
|
%Error-PROCASSWIRE: t/t_wire_behp1800_bad.v:24:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2017 6.5): 'oa'
|
|
: ... In instance t
|
|
oa = '0;
|
|
^~
|
|
%Error: Exiting due to
|