mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 23:27:48 +00:00
ba052beccd
Signed-off-by: Krzysztof Bieganski <kbieganski@antmicro.com>
7 lines
398 B
Plaintext
7 lines
398 B
Plaintext
%Error-UNSUPPORTED: t/t_sampled_expr_unsup.v:20:38: Unsupported: Write to variable in sampled expression
|
|
: ... In instance t
|
|
20 | assert property (@(posedge clk) f(a) >= 0);
|
|
| ^
|
|
... For error description see https://verilator.org/warn/UNSUPPORTED?v=latest
|
|
%Error: Exiting due to
|