mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
15 lines
859 B
Plaintext
15 lines
859 B
Plaintext
%Error-PROCASSWIRE: t/t_wire_behp1800_bad.v:23:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'w'
|
|
: ... note: In instance 't'
|
|
23 | w = '0;
|
|
| ^
|
|
... For error description see https://verilator.org/warn/PROCASSWIRE?v=latest
|
|
%Error-PROCASSWIRE: t/t_wire_behp1800_bad.v:24:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'o'
|
|
: ... note: In instance 't'
|
|
24 | o = '0;
|
|
| ^
|
|
%Error-PROCASSWIRE: t/t_wire_behp1800_bad.v:25:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'oa'
|
|
: ... note: In instance 't'
|
|
25 | oa = '0;
|
|
| ^~
|
|
%Error: Exiting due to
|