mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
23 lines
1.3 KiB
Plaintext
23 lines
1.3 KiB
Plaintext
%Error-PROCASSWIRE: t/t_wire_beh1364_bad.v:26:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'w'
|
|
: ... note: In instance 't'
|
|
26 | w = 0;
|
|
| ^
|
|
... For error description see https://verilator.org/warn/PROCASSWIRE?v=latest
|
|
%Error-PROCASSWIRE: t/t_wire_beh1364_bad.v:27:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'o'
|
|
: ... note: In instance 't'
|
|
27 | o = 0;
|
|
| ^
|
|
%Error-PROCASSWIRE: t/t_wire_beh1364_bad.v:28:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'oa'
|
|
: ... note: In instance 't'
|
|
28 | oa = 0;
|
|
| ^~
|
|
%Error-PROCASSWIRE: t/t_wire_beh1364_bad.v:29:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'wo'
|
|
: ... note: In instance 't'
|
|
29 | wo = 0;
|
|
| ^~
|
|
%Error-PROCASSWIRE: t/t_wire_beh1364_bad.v:30:7: Procedural assignment to wire, perhaps intended var (IEEE 1800-2023 6.5): 'woa'
|
|
: ... note: In instance 't'
|
|
30 | woa = 0;
|
|
| ^~~
|
|
%Error: Exiting due to
|