mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
4 lines
235 B
Plaintext
4 lines
235 B
Plaintext
%Warning: t/t_timing_zerodly_unsup.v:22: Encountered #0 delay. #0 scheduling support is incomplete and the process will be resumed before combinational logic evaluation.
|
|
%Error: t/t_timing_zerodly_unsup.v:23: Verilog $stop
|
|
Aborting...
|