mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
16 lines
396 B
Systemverilog
16 lines
396 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2024 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
reg [175:0] hex [15:0];
|
|
|
|
initial begin
|
|
$readmemh("t/t_sys_readmem_bad_addr2.mem", hex);
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|