mirror of
https://github.com/verilator/verilator.git
synced 2025-01-21 05:44:03 +00:00
14 lines
289 B
Systemverilog
14 lines
289 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2024 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
`begin_keywords "1800-2023"
|
|
|
|
`define ZERO 0
|
|
|
|
`ifdef ( ZERO )
|
|
// ...
|
|
`endif
|