mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
33 lines
582 B
Systemverilog
33 lines
582 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2012 by Jeremy Bennett
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
// See issue #591
|
|
|
|
package pkg2;
|
|
parameter PARAM2 = 16;
|
|
endpackage // pkg2
|
|
|
|
package pkg1;
|
|
import pkg2::*;
|
|
parameter PARAM1 = 8;
|
|
endpackage // pkg1
|
|
|
|
module t
|
|
import pkg1::*; // Test SV 2012 import format
|
|
(/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
reg [PARAM1:0] bus1;
|
|
|
|
initial begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|