mirror of
https://github.com/verilator/verilator.git
synced 2025-01-21 05:44:03 +00:00
19 lines
370 B
Systemverilog
19 lines
370 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module for issue #1609
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2020 by Julien Margetts.
|
|
// SPDX-License-Identifier: Unlicense
|
|
|
|
module t (/*AUTOARG*/ a, b, o);
|
|
input a;
|
|
input b;
|
|
output reg o;
|
|
|
|
always_latch
|
|
if (a)
|
|
o = b;
|
|
else
|
|
o = ~b;
|
|
|
|
endmodule
|