mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
23 lines
647 B
Systemverilog
23 lines
647 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2012 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (/*AUTOARG*/);
|
|
wire ok = 1'b0;
|
|
// verilator lint_off UNDRIVEN
|
|
wire nc;
|
|
// verilator lint_on UNDRIVEN
|
|
|
|
// verilator lint_off PINNOCONNECT
|
|
// verilator lint_off PINCONNECTEMPTY
|
|
sub sub (ok, , nc);
|
|
// verilator lint_on PINCONNECTEMPTY
|
|
// verilator lint_on PINNOCONNECT
|
|
endmodule
|
|
|
|
module sub (input ok, input none, input nc);
|
|
initial if (ok && none && nc) begin end // No unused warning
|
|
endmodule
|