mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
13 lines
303 B
Systemverilog
13 lines
303 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2023 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
class ClsI implements Inotfound;
|
|
endclass
|
|
|
|
module t (/*AUTOARG*/);
|
|
ClsI ci;
|
|
endmodule
|