mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
17 lines
352 B
Systemverilog
17 lines
352 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2022 by Antmicro Ltd.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t(/*AUTOARG*/
|
|
// Inputs
|
|
rstn
|
|
);
|
|
input rstn;
|
|
|
|
default disable iff (!rstn);
|
|
default disable iff (!rstn);
|
|
|
|
endmodule
|