mirror of
https://github.com/verilator/verilator.git
synced 2025-01-20 21:34:04 +00:00
308 lines
11 KiB
Systemverilog
308 lines
11 KiB
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2020 Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t(/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
integer cyc = 0;
|
|
reg [63:0] crc;
|
|
reg [63:0] sum;
|
|
|
|
// Take CRC data and apply to testblock inputs
|
|
wire [31:0] in = crc[31:0];
|
|
|
|
/*AUTOWIRE*/
|
|
// Beginning of automatic wires (for undeclared instantiated-module outputs)
|
|
logic a1; // From test of Test.v
|
|
logic a10; // From test of Test.v
|
|
logic a11; // From test of Test.v
|
|
logic a2; // From test of Test.v
|
|
logic a3; // From test of Test.v
|
|
logic a4; // From test of Test.v
|
|
logic a5; // From test of Test.v
|
|
logic a6; // From test of Test.v
|
|
logic a7; // From test of Test.v
|
|
logic a8; // From test of Test.v
|
|
logic a9; // From test of Test.v
|
|
logic o1; // From test of Test.v
|
|
logic o10; // From test of Test.v
|
|
logic o11; // From test of Test.v
|
|
logic o2; // From test of Test.v
|
|
logic o3; // From test of Test.v
|
|
logic o4; // From test of Test.v
|
|
logic o5; // From test of Test.v
|
|
logic o6; // From test of Test.v
|
|
logic o7; // From test of Test.v
|
|
logic o8; // From test of Test.v
|
|
logic o9; // From test of Test.v
|
|
logic x1; // From test of Test.v
|
|
logic x2; // From test of Test.v
|
|
logic x3; // From test of Test.v
|
|
logic x4; // From test of Test.v
|
|
logic x5; // From test of Test.v
|
|
logic x6; // From test of Test.v
|
|
logic x7; // From test of Test.v
|
|
logic x8; // From test of Test.v
|
|
logic x9; // From test of Test.v
|
|
logic z1; // From test of Test.v
|
|
logic z2; // From test of Test.v
|
|
logic z3; // From test of Test.v
|
|
logic z4; // From test of Test.v
|
|
logic z5; // From test of Test.v
|
|
logic z6; // From test of Test.v
|
|
logic z7; // From test of Test.v
|
|
// End of automatics
|
|
|
|
wire [15:0] vec_i = crc[15:0];
|
|
wire [31:0] i = crc[31:0];
|
|
logic b8_i;
|
|
logic b12_i;
|
|
logic match1_o;
|
|
logic match2_o;
|
|
|
|
Test test(/*AUTOINST*/
|
|
// Outputs
|
|
.a1 (a1),
|
|
.a2 (a2),
|
|
.a3 (a3),
|
|
.a4 (a4),
|
|
.a5 (a5),
|
|
.a6 (a6),
|
|
.a7 (a7),
|
|
.a8 (a8),
|
|
.a9 (a9),
|
|
.a10 (a10),
|
|
.a11 (a11),
|
|
.o1 (o1),
|
|
.o2 (o2),
|
|
.o3 (o3),
|
|
.o4 (o4),
|
|
.o5 (o5),
|
|
.o6 (o6),
|
|
.o7 (o7),
|
|
.o8 (o8),
|
|
.o9 (o9),
|
|
.o10 (o10),
|
|
.o11 (o11),
|
|
.x1 (x1),
|
|
.x2 (x2),
|
|
.x3 (x3),
|
|
.x4 (x4),
|
|
.x5 (x5),
|
|
.x6 (x6),
|
|
.x7 (x7),
|
|
.x8 (x8),
|
|
.x9 (x9),
|
|
.z1 (z1),
|
|
.z2 (z2),
|
|
.z3 (z3),
|
|
.z4 (z4),
|
|
.z5 (z5),
|
|
.z6 (z6),
|
|
.z7 (z7),
|
|
// Inputs
|
|
.clk (clk),
|
|
.i (i[31:0]));
|
|
|
|
match i_match(
|
|
.vec_i ( i[15:0] ),
|
|
.b8_i ( b8_i ),
|
|
.b12_i ( b12_i ),
|
|
.match1_o ( match1_o ),
|
|
.match2_o ( match2_o )
|
|
);
|
|
|
|
|
|
// Aggregate outputs into a single result vector
|
|
// verilator lint_off WIDTH
|
|
wire [63:0] result = {a1,a2,a3,a4,a5,a6,a7,a8,a9,a10,a11,
|
|
o1,o2,o3,o4,o5,o6,o7,o8,o9,o10,o11,
|
|
x1,x2,x3,x4,x5,x6,x7,x8,x9};
|
|
// verilator lint_on WIDTH
|
|
|
|
// Test loop
|
|
always @ (posedge clk) begin
|
|
`ifdef TEST_VERBOSE
|
|
$write("[%0t] cyc==%0d crc=%x result=%x\n", $time, cyc, crc, result);
|
|
$display("a %b %b %b %b %b %b %b %b %b %b %b", a1, a2, a3, a4, a5, a6, a7, a8, a9, a10, a11);
|
|
$display("o %b %b %b %b %b %b %b %b %b %b %b", o1, o2, o3, o4, o5, o6, o7, o8, o9, o10, o11);
|
|
$display("x %b %b %b %b %b %b %b %b %b", x1, x2, x3, x4, x5, x6, x7, x8, x9);
|
|
`endif
|
|
cyc <= cyc + 1;
|
|
crc <= {crc[62:0], crc[63] ^ crc[2] ^ crc[0]};
|
|
sum <= result ^ {sum[62:0], sum[63] ^ sum[2] ^ sum[0]};
|
|
if (cyc == 0) begin
|
|
// Setup
|
|
crc <= 64'h5aef0c8d_d70a4497;
|
|
sum <= '0;
|
|
b8_i <= 1'b0;
|
|
b12_i <= 1'b0;
|
|
end
|
|
else if (cyc < 10) begin
|
|
sum <= '0;
|
|
end
|
|
else if (cyc < 99) begin
|
|
if (a1 != a2) $stop;
|
|
if (a1 != a3) $stop;
|
|
if (a1 != a4) $stop;
|
|
if (a1 != a5) $stop;
|
|
if (a6 != a7) $stop;
|
|
if (a8 != a9) $stop;
|
|
if (o1 != o2) $stop;
|
|
if (o1 != o3) $stop;
|
|
if (o1 != o4) $stop;
|
|
if (o1 != o5) $stop;
|
|
if (o6 != o7) $stop;
|
|
if (o8 != o9) $stop;
|
|
if (x1 != x2) $stop;
|
|
if (x1 != x3) $stop;
|
|
if (x1 != x4) $stop;
|
|
if (x1 != x5) $stop;
|
|
if (x1 != x6) $stop;
|
|
if (x1 != x7) $stop;
|
|
if (z1 != '0) $stop;
|
|
if (z2 != '1) $stop;
|
|
if (z3 != '0) $stop;
|
|
if (z4 != '0) $stop;
|
|
if (z5 != '1) $stop;
|
|
if (z6 != '1) $stop;
|
|
if (z7 != '0) $stop;
|
|
if (match1_o != match2_o) begin
|
|
$write("[%0t] cyc==%0d m1=%d != m2=%d\n", $time, cyc, match1_o, match2_o);
|
|
$stop;
|
|
end
|
|
end
|
|
else begin
|
|
$write("[%0t] cyc==%0d crc=%x sum=%x\n", $time, cyc, crc, sum);
|
|
if (crc !== 64'hc77bb9b3784ea091) $stop;
|
|
// What checksum will we end up with (above print should match)
|
|
`define EXPECTED_SUM 64'h727fb78d09c1981e
|
|
if (sum !== `EXPECTED_SUM) $stop;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
endmodule
|
|
|
|
module Test(/*AUTOARG*/
|
|
// Outputs
|
|
a1, a2, a3, a4, a5, a6, a7, a8, a9, a10, a11, o1, o2, o3, o4, o5,
|
|
o6, o7, o8, o9, o10, o11, x1, x2, x3, x4, x5, x6, x7, x8, x9, z1,
|
|
z2, z3, z4, z5, z6, z7,
|
|
// Inputs
|
|
clk, i
|
|
);
|
|
|
|
input clk;
|
|
input [31:0] i;
|
|
|
|
output logic a1, a2, a3, a4, a5, a6, a7, a8, a9, a10, a11;
|
|
output logic o1, o2, o3, o4, o5, o6, o7, o8, o9, o10, o11;
|
|
output logic x1, x2, x3, x4, x5, x6, x7, x8, x9;
|
|
output logic z1, z2, z3, z4, z5, z6, z7;
|
|
|
|
logic [127:0] d;
|
|
logic [17:0] e;
|
|
always_ff @(posedge clk) d <= {i, ~i, ~i, i};
|
|
always_ff @(posedge clk) e <= i[17:00];
|
|
|
|
always_ff @(posedge clk) begin
|
|
a1 <= (i[5] & ~i[3] & i[1]);
|
|
a2 <= (i[5]==1 & i[3]==0 & i[1]==1);
|
|
a3 <= &{i[5], ~i[3], i[1]};
|
|
a4 <= ((i & 32'b101010) == 32'b100010);
|
|
a5 <= ((i & 32'b001010) == 32'b000010) & i[5];
|
|
a6 <= &i[5:3];
|
|
a7 <= i[5] & i[4] & i[3] & i[5] & i[4];
|
|
a8 <= &(~i[5:3]);
|
|
a9 <= ~i[5] & !i[4] & !i[3] && ~i[5] && !i[4];
|
|
a10 <= ~(i[5] & ~d[3]) & (!i[5] & d[1]); // cannot be optimized
|
|
a11 <= d[0] & d[33] & d[66] & d[99] & !d[31] & !d[62] & !d[93] & !d[124] & e[0] & !e[1] & e[2];
|
|
//
|
|
o1 <= (~i[5] | i[3] | ~i[1]);
|
|
o2 <= (i[5]!=1 | i[3]!=0 | i[1]!=1);
|
|
o3 <= |{~i[5], i[3], ~i[1]};
|
|
o4 <= ((i & 32'b101010) != 32'b100010);
|
|
o5 <= ((i & 32'b001010) != 32'b000010) | !i[5];
|
|
o6 <= |i[5:3];
|
|
o7 <= i[5] | i[4] | i[3] | i[5] | i[4];
|
|
o8 <= |(~i[5:3]);
|
|
o9 <= ~i[5] | !i[4] | ~i[3] || !i[5] || ~i[4];
|
|
o10 <= ~(~i[5] | d[3]) | (i[5] | ~d[1]); // cannot be optimized
|
|
o11 <= d[0] | d[33] | d[66] | d[99] | !d[31] | !d[62] | !d[93] | !d[124] | e[0] | !e[1] | e[2];
|
|
//
|
|
x1 <= (i[5] ^ ~i[3] ^ i[1]);
|
|
x2 <= (i[5]==1 ^ i[3]==0 ^ i[1]==1);
|
|
x3 <= ^{i[5], ~i[3], i[1]};
|
|
x4 <= ^((i & 32'b101010) ^ 32'b001000);
|
|
x5 <= ^((i & 32'b001010) ^ 32'b001000) ^ i[5];
|
|
x6 <= i[5] ^ ~i[3] ^ i[1] ^ i[3] ^ !i[1] ^ i[3] ^ ~i[1];
|
|
x7 <= i[5] ^ (^((i & 32'b001010) ^ 32'b001000));
|
|
x8 <= ~(~i[5] ^ d[3]) ^ (i[5] ^ ~d[1]);
|
|
x9 <= d[0] ^ d[33] ^ d[66] ^ d[99] ^ !d[31] ^ !d[62] ^ !d[93] ^ !d[124] ^ e[0] ^ !e[1] ^ e[2];
|
|
//
|
|
// All zero/all one cases
|
|
z1 <= (i[5] & ~i[3] & ~i[5]);
|
|
z2 <= (~i[5] | i[3] | i[5]);
|
|
z3 <= (i[5] ^ ~i[3] ^ ~i[5] ^ i[3]);
|
|
z4 <= &(i[0] && !i[0]);
|
|
z5 <= |(i[1] || !i[1]);
|
|
z6 <= ^(i[2] ^ !i[2]);
|
|
z7 <= ^(i[2] ^ i[2]);
|
|
end
|
|
|
|
endmodule
|
|
|
|
|
|
module match
|
|
(
|
|
input logic [15:0] vec_i,
|
|
input logic b8_i,
|
|
input logic b12_i,
|
|
output logic match1_o,
|
|
output logic match2_o
|
|
);
|
|
|
|
always_comb
|
|
begin
|
|
match1_o = 1'b0;
|
|
if (
|
|
(vec_i[1:0] == 2'b0)
|
|
&&
|
|
(vec_i[4] == 1'b0)
|
|
&&
|
|
(vec_i[8] == b8_i)
|
|
&&
|
|
(vec_i[12] == b12_i)
|
|
)
|
|
begin
|
|
match1_o = 1'b1;
|
|
end
|
|
end
|
|
|
|
always_comb
|
|
begin
|
|
match2_o = 1'b0;
|
|
if (
|
|
(vec_i[1:0] == 2'b0)
|
|
&&
|
|
(vec_i[8] == b8_i)
|
|
&&
|
|
(vec_i[12] == b12_i)
|
|
&&
|
|
(vec_i[4] == 1'b0)
|
|
)
|
|
begin
|
|
match2_o = 1'b1;
|
|
end
|
|
end
|
|
|
|
endmodule
|