mirror of
https://github.com/verilator/verilator.git
synced 2025-01-21 05:44:03 +00:00
14 lines
329 B
Systemverilog
14 lines
329 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2022 by Antmicro Ltd.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
logic clk;
|
|
logic out;
|
|
clocking cb @(posedge clk);
|
|
output #1 out;
|
|
endclocking
|
|
endmodule
|