mirror of
https://github.com/verilator/verilator.git
synced 2025-01-05 22:27:35 +00:00
39 lines
756 B
Systemverilog
39 lines
756 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2023 by Antmicro Ltd.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
class Foo #(type T=bit);
|
|
int x = $bits(T);
|
|
endclass
|
|
|
|
class Bar #(type S=int) extends Foo#(S);
|
|
endclass
|
|
|
|
typedef Bar#() bar_default_t;
|
|
|
|
class Baz;
|
|
Bar#(logic[7:0]) bar_string;
|
|
int bar_x;
|
|
function new;
|
|
bar_string = new;
|
|
bar_x = bar_string.x;
|
|
endfunction
|
|
endclass
|
|
|
|
typedef Baz baz_t;
|
|
|
|
module t;
|
|
initial begin
|
|
bar_default_t bar_default = new;
|
|
baz_t baz = new;
|
|
|
|
if (bar_default.x != 32) $stop;
|
|
if (baz.bar_x != 8) $stop;
|
|
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|