mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
15 lines
341 B
Verilog
15 lines
341 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2003 by Wilson Snyder.
|
|
|
|
module t;
|
|
reg [175:0] hex [15:0];
|
|
|
|
initial begin
|
|
$readmemh("t/t_sys_readmem_bad_addr.mem", hex);
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|