mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
24 lines
405 B
Verilog
24 lines
405 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2019 by Wilson Snyder.
|
|
|
|
task tsk(output fo);
|
|
assign fo = 1'b0;
|
|
endtask
|
|
|
|
module t (/*AUTOARG*/
|
|
// Outputs
|
|
to
|
|
);
|
|
output to[2:0];
|
|
|
|
integer i = 0;
|
|
|
|
initial begin
|
|
tsk(to[i]);
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|