mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
29 lines
770 B
Perl
Executable File
29 lines
770 B
Perl
Executable File
#!/usr/bin/perl
|
|
if (!$::Driver) { use FindBin; exec("$FindBin::Bin/bootstrap.pl", @ARGV, $0); die; }
|
|
# DESCRIPTION: Verilator: Verilog Test driver/expect definition
|
|
#
|
|
# Copyright 2003-2009 by Wilson Snyder. This program is free software; you can
|
|
# redistribute it and/or modify it under the terms of either the GNU
|
|
# Lesser General Public License Version 3 or the Perl Artistic License
|
|
# Version 2.0.
|
|
|
|
scenarios(simulator => 1);
|
|
|
|
top_filename("t/t_assert_synth.v");
|
|
|
|
compile(
|
|
v_flags2 => ['+define+FAILING_FULL'],
|
|
verilator_flags2 => ['--assert'],
|
|
nc_flags2 => ['+assert'],
|
|
);
|
|
|
|
execute(
|
|
check_finished => 0,
|
|
fails => $Self->{vlt_all},
|
|
expect =>
|
|
'%Error: t_assert_synth.v:\d+: Assertion failed in top.t: synthesis full_case'
|
|
);
|
|
|
|
ok(1);
|
|
1;
|