mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
17 lines
421 B
Systemverilog
17 lines
421 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2019 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
integer i;
|
|
initial begin
|
|
$unknown_pli_task;
|
|
$unknown_pli_task("arg", i);
|
|
i = $unknown_pli_function;
|
|
i = $unknown_pli_function("arg", i);
|
|
$stop;
|
|
end
|
|
endmodule
|