mirror of
https://github.com/verilator/verilator.git
synced 2025-01-26 00:04:05 +00:00
5 lines
205 B
Plaintext
5 lines
205 B
Plaintext
%Error-WIDTH: t/t_flag_werror.v:9: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '6'h2e' generates 6 bits.
|
|
wire [3:0] foo = 6'h2e;
|
|
^
|
|
%Error: Exiting due to
|