mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
33 lines
649 B
Verilog
33 lines
649 B
Verilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2005 by Wilson Snyder.
|
|
|
|
// verilator lint_off SYMRSVDWORD
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
bool
|
|
);
|
|
|
|
input bool; // BAD
|
|
|
|
reg vector; // OK, as not public
|
|
reg switch /*verilator public*/; // Bad
|
|
|
|
typedef struct packed {
|
|
logic [31:0] vector; // OK, as not public
|
|
} test;
|
|
test t;
|
|
|
|
// global is a 1800-2009 reserved word, but we allow it when possible.
|
|
reg global;
|
|
|
|
initial begin
|
|
t.vector = 1;
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
|
|
endmodule
|