1
0
mirror of https://github.com/verilator/verilator.git synced 2025-01-24 15:24:04 +00:00
verilator/test_regress/t/t_class_null_bad.v

20 lines
480 B
Systemverilog

// DESCRIPTION: Verilator: Verilog Test module
//
// This file ONLY is placed under the Creative Commons Public Domain, for
// any use, without warranty, 2020 by Wilson Snyder.
// SPDX-License-Identifier: CC0-1.0
class Cls;
int imembera;
endclass : Cls
module t (/*AUTOARG*/);
Cls c;
initial begin
c = null; // Not really required as null is default
c.imembera = 10; // BAD IEEE 8.4
$write("*-* All Finished *-*\n");
$finish;
end
endmodule