mirror of
https://github.com/verilator/verilator.git
synced 2025-01-12 17:47:34 +00:00
19 lines
397 B
Systemverilog
19 lines
397 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2003 by Wilson Snyder.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t;
|
|
function recurse;
|
|
input i;
|
|
recurse = recurse2(i);
|
|
endfunction
|
|
|
|
function recurse2;
|
|
input i;
|
|
recurse2 = recurse(i);
|
|
endfunction
|
|
|
|
endmodule
|