mirror of
https://github.com/verilator/verilator.git
synced 2025-01-19 12:54:02 +00:00
745605efe3
DFG could remove forceable signals by replacing them with their in-design driver. This is a bit of a pain to prevent, and ideally the forcing transform should happen before DFG, but implementing it there is a pain due to having to rewrite ports based on direction. This is an attempted fix in DFG. More cases might remain. |
||
---|---|---|
.. | ||
t | ||
.gdbinit | ||
.gitignore | ||
CMakeLists.txt | ||
driver.pl | ||
input.vc | ||
input.xsim.vc | ||
Makefile | ||
Makefile_obj |