mirror of
https://github.com/verilator/verilator.git
synced 2025-01-07 15:17:36 +00:00
16 lines
413 B
Systemverilog
16 lines
413 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module for issue #3817
|
|
// addDriver() was causing use-after-free and segfaulting during Verilation
|
|
//
|
|
// This file ONLY is placed under the Creative Commons Public Domain, for
|
|
// any use, without warranty, 2022 by Jevin Sweval.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t (
|
|
output [2:0] c_b_a,
|
|
input a,
|
|
input b,
|
|
input c
|
|
);
|
|
assign c_b_a = {c, {b, a}};
|
|
endmodule
|