mirror of
https://github.com/verilator/verilator.git
synced 2025-01-09 16:17:36 +00:00
22 lines
414 B
Systemverilog
22 lines
414 B
Systemverilog
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2020 by Stefan Wallentowitz.
|
|
// SPDX-License-Identifier: CC0-1.0
|
|
|
|
module t();
|
|
logic din [0:15];
|
|
|
|
array_test array_test_inst(.din(din));
|
|
|
|
initial begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
endmodule
|
|
|
|
module array_test(
|
|
input din [0:15]
|
|
);
|
|
endmodule
|