mirror of
https://github.com/verilator/verilator.git
synced 2025-04-09 06:02:40 +00:00
5 lines
179 B
Plaintext
5 lines
179 B
Plaintext
%Error: t/t_wire_self_bad.v:11:16: Wire inputs its own output, creating circular logic (wire x=x)
|
|
11 | wire myself = myself;
|
|
| ^
|
|
%Error: Exiting due to
|