mirror of
https://github.com/verilator/verilator.git
synced 2025-01-26 08:14:06 +00:00
d20f22beb1
* Tests: Add a test to reproduce #3399 * Fix #3399. When reading an inout port in a module, it should refer the original inout port, not the generated MODTEMP. |
||
---|---|---|
.. | ||
t | ||
.gdbinit | ||
.gitignore | ||
CMakeLists.txt | ||
driver.pl | ||
input.vc | ||
input.xsim.vc | ||
Makefile | ||
Makefile_obj |