mirror of
https://github.com/verilator/verilator.git
synced 2025-01-10 16:47:48 +00:00
7e5a7b65a0
git-svn-id: file://localhost/svn/verilator/trunk/verilator@1020 77ca24e4-aefa-0310-84f0-b9a241c72d87
29 lines
565 B
Verilog
29 lines
565 B
Verilog
// $Id$
|
|
// DESCRIPTION: Verilator: Verilog Test module
|
|
//
|
|
// This file ONLY is placed into the Public Domain, for any use,
|
|
// without warranty, 2005 by Wilson Snyder.
|
|
|
|
module t (/*AUTOARG*/
|
|
// Inputs
|
|
clk
|
|
);
|
|
input clk;
|
|
|
|
parameter UNSIZED = 10;
|
|
|
|
integer cyc=1;
|
|
always @ (posedge clk) begin
|
|
cyc <= cyc + 1;
|
|
if (cyc==1) begin
|
|
if ({UNSIZED,UNSIZED+1} != {32'd10, 32'd11}) $stop;
|
|
if ({2{UNSIZED}} != {32'd10, 32'd10}) $stop;
|
|
end
|
|
if (cyc==9) begin
|
|
$write("*-* All Finished *-*\n");
|
|
$finish;
|
|
end
|
|
end
|
|
|
|
endmodule
|